Implementation and Evaluation of an Efficient Level-2 Cache Prefetching Algorithm
نویسندگان
چکیده
منابع مشابه
development and implementation of an optimized control strategy for induction machine in an electric vehicle
in the area of automotive engineering there is a tendency to more electrification of power train. in this work control of an induction machine for the application of electric vehicle is investigated. through the changing operating point of the machine, adapting the rotor magnetization current seems to be useful to increase the machines efficiency. in the literature there are many approaches wh...
15 صفحه اولExperimental Evaluation of an Efficient Cache - Oblivious LCS Algorithm
We present the results of an extensive computational study of an I/O-optimal cache-oblivious LCS (longest common subsequence) algorithm developed by Chowdhury and Ramachandran. Three variants of the algorithm were implemented (CO denoting the fastest variant) along with the widely used linear-space LCS algorithm by Dan Hirschberg (denoted Hi). Both algorithms were tested on both random and real...
متن کاملSequential Prefetching in Multi-Level Cache Hierarchies
cache, performance evaluations, prefetching As processor clock rates increase the memory hierarchy is hard pressed to keep up. One way of mitigating the increasing gap between processor and memory is by prefetching items from memory before they are requested by the processor. Various algorithms perform better or worse depending on how accurately they predict the needed items and in how timely a...
متن کاملSecond-level Cache Organization for Data Prefetching
This paper studies hardware prefetching for second-level (L2) caches. Previous work on prefetching has been extensive but largely directed at primary caches. In some cases only L2 prefetching is possible or is more appropriate. We concentrate on stride-directed prefetching and study stream buuers and L2 cache prefetching. We show that proposed stride-directed organizations/prefetching algorithm...
متن کاملEfficient Integration of Compiler-Directed Cache Coherence and Data Prefetching
Cache coherence enforcement and memory latency reduction and hiding are very important and challenging problems in the design of large-scale distributed sharedmemory (DSM) multiprocessors. We propose an integrated framework to solve these problems through a compilerdirected cache coherence scheme called the Cache Coherence with Data Prefetching (CCDP) scheme. The CCDP scheme enforces cache cohe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2013
ISSN: 0975-8887
DOI: 10.5120/10635-5395